Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
		((((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with ((test\$3 error)) and parity and ecc and redundan\$) and (hamming near cod\$3))).B.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:49
		((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with (parity and ecc and redundan\$)) and (hamming near cod\$3)).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:48
		((memor\$ near (test\$3 error parity ecc redundan\$)) and (hamming near cod\$3) and (reduc\$3 with (current)) and refresh)".ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:28
L7	10	((memory DRAM SRAM RAM EPROM EEPROM CAM) with parity with redund\$5 with (ECC "error correcting circuit")).ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/17 15:57
L8	40	((memory DRAM SRAM RAM EPROM EEPROM CAM) with parity with redund\$5 with (ECC "error correcting circuit"))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/17 15:57
S1	26972	(memor\$ near (test\$3 error parity ecc redundan\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/11 12:27
S2	28122	(memor\$ near (test\$3 error parity ecc redundan\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 12:27
<b>S</b> 3	467	(memor\$ near (test\$3 error parity ecc redundan\$)) and (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:27
S4	1	(memor\$ near ((test\$3 error) and parity and ecc and redundan\$)) and (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 12:28

S5	17	(memor\$ near (test\$3 error parity ecc redundan\$)) and (hamming near cod\$3) and (reduc\$3 with (current power)) and refresh	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:28
S6	10	(memor\$ near (test\$3 error parity ecc redundan\$)) and (hamming near cod\$3) and (reduc\$3 with (current)) and refresh	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:34
S7	10	((memor\$ near (test\$3 error parity ecc redundan\$)) and (hamming near cod\$3) and (reduc\$3 with (current)) and refresh)".ab",	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:28
S8	0	((memor\$ near (test\$3 error parity ecc redundan\$)) and (hamming near cod\$3) and (reduc\$3 with (current)) and refresh).ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:28
S9	4	(memor\$ with (test\$3 and error and parity and ecc and redundan\$)) and (hamming near cod\$3) and (reduc\$3 with (current)) and refresh	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:41
S10	4	((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3) and (reduc\$3 with (current)) and refresh	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:43
S11	74	((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:43

				_		
S12	74	((memor\$ storage SRAM DRAM) with (test\$3 error)) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:44
S13	74	(((memor\$ storage SRAM DRAM) with (test\$3 error)) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3))".ab"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:44
S14	1	(((memor\$ storage SRAM DRAM) with (test\$3 error)) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3)).ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:44
S15	3	(((memor\$ storage SRAM DRAM) with (test\$3 error)) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3)).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:46
S16	3	(((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with (test\$3 error)) and ((memor\$ storage SRAM DRAM) with parity) and ((memor\$ storage SRAM DRAM) with error) and ((memor\$ storage SRAM DRAM) with ecc) and ((memor\$ storage SRAM DRAM) with redundan\$) and (hamming near cod\$3)).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:47
S17	6	(((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with ((test\$3 error)) and parity and ecc and redundan\$) and (hamming near cod\$3)).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:48

			_			
S18	79	((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with (parity and ecc and redundan\$)) and (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:49
S19	214	(((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with ((test\$3 error)) and parity and ecc and redundan\$) and (hamming near cod\$3))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:49
S20	1	((((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with ((test\$3 error)) and parity and ecc and redundan\$) and (hamming near cod\$3))).ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:49
S21	13	((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with (parity and ecc and redundan\$)) same (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:56
S22	30	(((memor\$ storage SRAM DRAM CAM EPROM EEPROM RAM ROM) with ((test\$3 error)) and parity and ecc and redundan\$) same (hamming near cod\$3))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:49
S23	986	714/763.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:56
S24	220	714/801.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:56
S25	2866	714/718.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 17:56
S26	467	714/710.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/11 18:32
S27	2	"20030152907".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:29

S28	2	"4688219".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:36
S29	809	(memory) with (parity and redundant)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:36
S30	55	(memory) with (parity and redundant) with (ECC "error correcting circuit")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:37
S31	6	((memory) with (parity and redundant) with (ECC "error correcting circuit")).ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:38
S32	53	((memory) with (parity and redundant) with (ECC "error correcting circuit"))".clm"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:38
S33	1	((memory) with (parity and redundant) with (ECC "error correcting circuit")).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:39
S34	55	((memory) with (parity and redundant) with (ECC "error correcting circuit"))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:39
S35	9	((memory) with (parity and redundant) with (ECC "error correcting circuit")) and (hamming)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:45
S36	8	((memory) with (parity and redundant) with (ECC "error correcting circuit")) and (hamming near cod\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:39
S37	28	((memory DRAM SRAM RAM EPROM EEPROM CAM) with parity with redund\$5 with (ECC "error correcting circuit"))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:47

S38	9	((memory DRAM SRAM RAM EPROM EEPROM CAM) with parity with redund\$5 with (ECC "error correcting circuit")).ab.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/17 15:56
S39	8	S38 not S35	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 10:47
S40	986	714/763.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/12 13:51